Universal Access To All Knowledge
Home Donate | Store | Blog | FAQ | Jobs | Volunteer Positions | Contact | Bios | Forums | Projects | Terms, Privacy, & Copyright
Search: Advanced Search
Anonymous User (login or join us)
Upload
Search Results
Results: 1 through 1 of 1 (0.003 secs)
You searched for: mediatype:texts AND collection:theides AND subject:"Phase Frequency Detector (PFD)"
[texts]An Area Efficient, High Performance, Low Dead Zone, Phase Frequency Detector in 180 nm CMOS Technology for Phase Locked Loop System - R. H. Talwekar, Dr. S. S. Limaye
The phase frequency detector has been designed for high frequency phase locked loop in 180 nm CMOS Technology with 1.8V supply voltage using CADENCE Spectre tool. A Virtuoso Analog Design Environment and Virtuoso LayoutXL tools of Cadence have used to design and simulate schematic and layout of phase frequency detector respectively. Architecture of phase frequency detector (PFD) has simulated to get low dead zone and low power consumption...
Keywords: Phase locked loop (PLL); Phase frequency detector (PFD); Charge pump (CP); Voltage controlled oscillator (VCO); Dead Zone; Low pass filter (LPF); and D flip flop (DFF)
Downloads: 209
Advanced search

Group results by:

> Relevance
Mediatype
Collection

Refine your search:

File formats
MP3 files
Any audio file
Movie files
Images

Related collections

theides

Related mediatypes

texts

Terms of Use (10 Mar 2001)